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As a design study for the LHC experiments a 'Low
Noise Amplifier Shaper' for capacitive detectors is devel-
oped. This amplifier is designed in 0.6 um CMOS tech-
nology from AMS.
The goal was to design an amplifier with a noise con-
tribution of 250 electrons, and 12 electrons per pF contri-
bution from the input capacitor and a relative high gain.
A test chip with two versions of the amplifier, a 'radia-
tion tolerant' (gate-around FET's) and a 'rectangular' ver-
sion has been fabricated and is now under test.
These designs, and there characteristics, simulated and
measured, will be compared and discussed.
I. INTRODUCTION
A other goal of this project was to get more experience
with the design- tools, methods and technologies in ana-
logue IC design.
The pre-amplifier should have, besides the noise con-
straints, a relative high gain and low power consumption.
The amplifier should be able to withstand a certain ra-
diation level. To study the influence of radiation, two ver-
sions of the amplifier are designed. The versions are a
‘rectangular’ and a ‘gate around’ (radiation tolerant) ver-
sion. The basic difference in layout between these two
versions is shown in figure 1.
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Figure 1: A ‘rectangular’ FET and a ‘gate-around’ FET
The left FET in figure 1 is the 'rectangular' version, the
right FET the ‘gate-around’ version. Radiation damages
especially the N-type FET. It causes a leakage current
around the end of the gate. The gate of a ‘gate-around’
FET has no end, so no leakage current can occur. On the
test chip 4 channels of each version are realized.
This document describes the behavior of the circuits
when they are “biased for speed”. This means short time
constants for the preamp and shaper, which results in un-
dershoot at the shaper outputs.
II.  THE PREAMPLIFIER
The amplifier is based on a single FET amplifier.
In this circuit the gate of the FET M0 is the input and
the drain the output.
Optimising the circuit for noise makes the input FET
wide. Optimising for bandwidth however subscribes a
























Figure 2: The schematic diagram of the rectangular version.
To optimise the circuit for gain and power a cascode
circuit is used. In this circuit the amplifying steps are sepa-
rated. In a single FET amplifier the conversions ‘input
voltage to drain current’, and ‘drain current to output volt-
age’ are realized in just one FET. In a cascode schematic
diagram both conversions have their own FET, which can
be optimized for its purpose.
Optimising the circuit for noise requires a wide-
channel input FET. A narrow channel is better to reduce
the Miller capacitance (larger bandwidth).
A cascode circuit is the optimum for both require-
ments. A folded cascode is used to implement this con-
figuration within the power supply limits.
A. ‘Rectangular’ amplifier
The amplifier is a charge amplifier, so the main feed-
back is a capacitor.
 In figure 2 the schematic diagram of the pre-amplifier
in the ‘rectangular version’ is drawn. The feedback resis-
tor (FET M2) in parallel with the feedback capacitor is
required to control the DC operating point of the amplifier.
The output level of the amplifier will stabilize without any
precautions on about –1 Volt. This would give an asym-
metrical dynamic range. To make this symmetrical, the
output level should stabilize at 0 Volt. To realize this, one
gate-source voltage is subtracted from the output of the
amplifier.
The resistor is needed for DC and low frequency feed-
back. The resistance is adjustable by an external voltage
(pre_res) to control the trailing edge of the amplifier sig-
nal. To operate the circuit, 3 DC bias currents must be
applied:
1. input FET bias (pre_bias_1),
2. cascode FET bias (pre_bias_2),
3. subtraction network bias  (pre_bias_3).




















Figure 3: Schematic diagram of the gate around version.
The circuit is quite similar to the previous version. The
major change is due to the fact that we cannot use a N-
FET as a feedback (in ‘gate around’ it is not possible to
make a FET longer then wide), so a P-FET is used instead.
The operating voltage on the gate of the feedback FET,
when changed from the N-type to the P-type, is below –2
Volt, which is unacceptable. To get this voltage between
the power supplies we have to change two things (see fig-
ure 2):
1. Connect the source of M0 to VDD (+2 Volt). This
lifts the gate of FET M0 to +1 Volt.
2. The level subtraction at the output must become
level adder. This makes the output again about 0
Volt.
III. THE SHAPER
This circuit has the same configuration as the circuit of
the pre-amplifier. The differences between the circuits are
the input capacitor and the dimensions of the used compo-
nents.
A. 'Rectangular' shaper
The shaper is an active band-pass filter. The compo-
nents that control the bandwidth of this filter are the input
capacitor, the feedback capacitor and the feedback resis-
tor. The feedback capacitor and resistor determine the high
roll off point, while the input capacitor and the feedback

























Figure 4: The schematic diagram of the shaper, ‘normal’ ver-
sion.
B. 'Gate around' shaper.
The differences between the ‘rectangular’ and the ‘gate























Figure 5: The schematic diagram of the shaper, 'Gate Around'
version.
IV. THE OUTPUT BUFFER
The shaper signals are measured in the test set-up with
an oscilloscope. The oscilloscope has high impedance in-
puts (1M•), with a capacitive load of 10 pF. Because the
shaper output is does not have the capability to drive a










Figure 6: The schematic diagram of the output buffer.
The buffer circuit is equal for both versions. The cir-
cuit consists of a differential amplifier with a high current
output stage. The differential amplifier is designed to cre-
ate a buffer with a gain of 1.
V. THE CIRCUIT SIMULATIONS
The schematic diagrams above are the result of exten-
sive list of simulations, in which we looked for the best
combination of parameters.
During the simulations, and also later during the meas-
urement, we used an input charge of 1 MIP, which corre-
sponds to ~12000 electrons in 150µm silicon. The charge















In figure 7 shows the simulated step response of the
amplifier. The upper line is the response of the ‘rectangu-
lar’ version and the lower line of the ‘gate around’ ver-
sion. A capacitor of 20pF was connected at the input to
simulate the detector capacitance.
The gain of both versions differs due to the differences
in the point of operation of the input FET (M0) in both
versions. The source is connected to GND or to VDD.
Figure 7: The step response of the circuits.
This simulation is done with a relatively fast settling
time for the pre-amplifier. This results in a fast falling
edge of the output pulse on the pre-amplifier and 60%
overshoot after the shaper. In case the amplifier is biased
for a time constant, much longer than of the shaper, no
undershoot will occur.
The circuit is optimised for gain, speed and noise. For
figure 7 a detector capacitance of 20pF was used.
Figure 8 and 9 show the dependency of the gain and
S/N in relation with the input capacitance (detector) of the
amplifier and shaper.
Also simulated is the dynamic range of the circuits.
The result is plotted in figure 10 and 11, for an input range
of –10 to +10 MIP.
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Figure 8: Gain plot, simulated
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Figure 9: Noise plot, simulated.
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Figure 10: The dynamic range of the ‘rectangular’ version.
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Figure 11: The dynamic range of the ‘gate around’ version.
All simulations are done with the bias settings from ta-
ble 1. In the measurements the same bias settings are used,
to allow a good comparison between both results.
Table 1: Settings used with the simulation
Circuit Signal net rect GA
Pre-amplifier Ibias input FET Ipre_bias1 500 500 uA
Ibias cascode FET Ipre_bias2 -10 -50 uA
Ibias level shifter Ipre_bias2 1 -1 uA
V feedback resistor Vpre_res 500 -500 mV
Shaper Ibias input FET Isha_bias1 10 20 uA
Ibias cascode FET Isha_bias2 -2 -4 uA
Ibias level shifter Isha_bias3 500 -1 nA




Three measurements are made with the chip, gain, dy-
namic range and noise.
For the gain test the set-up in figure 12 is used. With a
digital oscilloscope a large number of measurements are
gathered and the mean of peak values gives the size of the
output signal for 1 MIP.
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Figure 12: The test set-up.
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Figure 13: Gain plot, measured.
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Figure 15: The measured dynamic range, ‘gate around’ version.
In the figures 15 and 16 the plots of the measured out-
put signal is plotted over –10 to +10 MIP. Due to the low
gain bias setting, the full dynamic output range is not
reached.
For the noise test the input of the amplifier is left open,
besides the detector capacitance. The oscilloscope calcu-
lates the RMS value of the AC signal at the output (Fig-
ure: 12). Similar to the simulations, the test is done with 7
values for the detector capacitance.
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Figure 16: The noise plot, measured.
Table 2: Comparing simulation and tests.
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The measured bias currents and voltages show less
then 8% deviation from the expected simulated values.
Other differences are:
 Rectangular version:
x The actual gain is less than simulated.
x The value of the noise is the same, but due to lower
gain is the S/N ratio lower than expected.
x The linearity is acceptable between +/- 4MIP. Outside
that the deviation goes up to 10%.
Gate around version:
x The actual gain is less than simulated.
x The value of the noise is the same, but due to lower
gain is the S/N ratio lower than expected.
x The non-linearity shows the same behaviour, but the
deviation is worse.
1.  CONCLUSIONS
Since the preamp shows a slower 1st slope, the shaper
output is less then expected. This also results in a worse
S/N ratio than expected.
The feedback FET’s has been designed to short, this in
combination with a small Cfb (~25fF) results in an insta-
ble operation point for the rectangular version for longer
(>1us) time constants. These small components could be
the cause of the differences between simulation and meas-
urement.
In case the circuit is biased as presented (with short
time constants) there is no instability but the S/N ratio is
poor.
Measurements show a poor linearity, this also is a
drawback of a short feedback transistor since the linear
range is rather small.
VII. WORK TO BE DONE
For better understanding of the differences between
simulation and measurements, more measurements will be
done. Longer time constant of the preamplifier will be
used to investigate the noise contributions. First measure-
ments show a drastic increase in S/N at peaking times >
50ns, at a gain of more than 120mV/12000e.
In order to study the influence of radiation on both ver-
sions, a number of chips will be irradiated and compared
with the not irradiated devices.
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